


# Within-Camera Multilayer Perceptron DVS Denoising

Antonio Rios-Navarro<sup>2,1</sup>, Shasha Guo<sup>3,1</sup>, (Aba) G. Abarajithan<sup>5</sup>, (Vijay) K. Vijayakumar<sup>5</sup>, Alejandro Linares-Barranco<sup>2</sup>, Thea Aarrestad<sup>4</sup>, Ryan Kastner<sup>5,1</sup>, and Tobi Delbruck<sup>1</sup>

<sup>1</sup> Sensors Group, Institute of Neuroinformatics, Univ. of Zurich and ETH Zurich, [Switzerland](#), <sup>2</sup> Robotic and Tech of Computers Group, SCORE lab, ETSI-EP, Univ. of Seville, [Spain](#)

<sup>3</sup> College of Electronic Engineering, National University of Defense Technology (NUDT), [China](#), <sup>4</sup> Inst. of Particle Physics and Astrophysics, ETH Zurich, [Switzerland](#), <sup>5</sup> Univ. of California, San Diego, [USA](#)



In-camera event denoising reduces the data rate of event cameras by filtering out noise at the source, reducing energy for communication and processing.



This paper proposes the first digital logic implementations of a novel hardware neural network denoiser and quantifies their resource cost, power, and latency.

## Method

A lightweight multilayer perceptron denoising filter (MLPF) provides state-of-the-art low-cost denoising accuracy. It processes a small neighborhood of pixels from the timestamp image around each event to discriminate signal and noise events.




## Hardware Implementation Results

The hardware MLP quantizes the weights and hidden unit activations to 4 bits and has about 1k weights with about 40% sparsity.


Model trained with QKERAS

$W \times H$	DVS width×height	346 × 260 <sup>a</sup>
$s_{MLPF}^2$	input patch	7 <sup>2</sup> px
$N_{MLPF}$	# hidden units	10
$\tau$	age window	64ms <sup>b</sup>
	Quantization bits (weights/activations) <sup>c</sup>	
	Input units	4+1/4+1
	Hidden units	4+1/4
	Output unit	4+1/15+1
	Threshold $T_{MLPF}$	15+1
	Accumulators	16.6 <sup>d</sup>
	Network	
	Num. weights+biases	1001
	Sparsity	40% <sup>e</sup>
	Accuracy (AUC)	0.87 <sup>f</sup>



The 4-bit Area-Under-Curve (AUC) Receiver Operating Characteristic accuracy is **nearly indistinguishable** from that of the floating point 32-bit network.



Measure accuracy using clean surveillance and driving data mixed with known noise



The hls4ml FPGA MLPF processes each event in only 10 clock cycles. In FPGA, it uses 3.5k flip flops and 11.5k LUTs.



Our RTL ASIC implementation in 65nm digital technology for a 346x260 pixel camera

4 nJ per event at event rates up to 25MHz. 4 mW at 1 MHz

Total 4.3mm<sup>2</sup> (This logic plus SRAM)

MLPF fits into small FPGA or small ASIC area and has 40 ns latency. Memory for the 2D timestamp image dominates cost.

Table 2. FOMs of the hardware MLPFs for Table 1 parameters.

	12 y old FPGA			Modern \$400 FPGA			Cheap digital process	
	Xilinx Zynq XC7Z100			Xilinx Zynq U+ ZU3CG			65nm ASIC	
Max. Clock Freq.	100 MHz			236 MHz			833 MHz	
Latency	cycles	ns		cycles	ns		cycles	ns
E2MLP	7	70		7	~30		30	36
MLP	3	30		3	~13		3	3.6
Total	10	100		10	~43		33	40
Resources	Xilinx Zynq xc7z100			Xilinx Zynq U+ ZU3CG			65nm ASIC	
Resource %	LUT	FF	BRAM	LUT	FF	BRAM	Logic area	SRAM area
	18.4k	3.9k	400 <sup>a</sup>	24.6k	3.8k	400 <sup>a</sup>	0.022mm <sup>2</sup>	4.3 <sup>b</sup> mm <sup>2</sup>
Power	6%	0.72%	26%	34%	2%	92%	—	—
Energy/event	Not relevant			Not relevant			40mW <sup>c</sup> 4nJ <sup>d</sup>	

## Comparison with SOA

Hardware denoisers generally seek to minimize memory, which leads to poor discrimination accuracy at high noise rates. The MLPF has by far the **best AUC accuracy**. Its maximum denoising rate of 25 MHz is suitable for recent event cameras.

Denoiser	hotel-bar AUC <sup>a</sup>	driving AUC <sup>a</sup>	Mem(#) <sup>b</sup>	Max. Event Rate <sup>c</sup> MHz
MLPF FPGA	0.96	0.87	$W \times H$	23
MLPF ASIC	"	"	$W \times H$	25
BAF [17]	0.89	0.79	$W \times H$	3.6
ONF [16]	0.01 <sup>e</sup>	0.01 <sup>e</sup>	$2 \times (W + H)$	3
HashHeat [18]	0.67	0.56 <sup>f</sup>	128	100
IIRs [19]	NA	NA	$W \times H^g$	385
LDSI [20]	NA	NA	$W \times H$	3? <sup>d</sup>

Our accurate and quick denoiser can be easily integrated into an event camera using an FPGA or as an ASIC in the camera chip or same package.

It could open new areas of always-on event camera application under scavenged and battery power.

