Routing Events in Two-Dimensional Arrays with a Tree



Sam Fok and Kwabena Boahen* Femtosense Inc. and Stanford University



*presenter

Problem Statement



Existing Solution



Good: $O(\sqrt{N})$ circuitry - for N clients

Not as good:

- race conditions
- timing assumptions
- poor scaling

Event-Driven Transmitter



Pixel Circuitry





Pixel Interface



_p_i: pixel request w: row request s: row select p_o: pixel reset c_o: column data



Row Wired-Or



Connects many to one

- row-select latches pixels' request
- to halt new requests in that row
- but these requests race select

Column Wired-Or



Multiple columns are active

- their signals are latched
- slow signals don't register
- so delays must match

Fair Greedy Arbiter



Boahen 2004

Fair Greedy Arbiter





Services requests breath-first

- parent's grant (_ri) latches child's request (l1i,l2i) in aC-element
- this prevents child from re-requesting until all tree's leaves are visited
- but the request races the grant

Boahen 2004

Column Encoder



In critical path

- address encoding happens serially
- time \propto capacitance \propto columns
- as columns increase, throughput drops (< 50M eps)

SoTA Event-Based Vision Sensor





Bottom micrograph



1 Geps at 1.6 bit/event

4,86 µm

90nm BSI CIS

40nm CMOS

Pixel Circuit



Light Sensor: Logarithmic photoreceptor Change Detector: Adaptive delta modulation

Finateu et al. 2020



Event Signal Processor (ESP)

- replaces column-encoder
- timestamps row data immediately (1µs resolution)
- compresses this data spatiotemporally (vector format)
- to as little as 1.6b/event
 (on average, for heavy load)

Finateu et al. 2020



Wired-Or Scales Poorly



Row and column lines lengthen

- distributed capacitance increases
- voltage takes longer to equilibrate
- signal integrity degrades

Proposed Solution



Places Transceiver Beneath Array

Pro: No wired-ors

- race in row of pixels
- matched delays in columns
 poor scaling
- Pro: Encodes address while arbitrating
- encoder in critical path
- child-request/parent-grant race
 Con: O(N) cost
- Communicating address bits serially helps

Fok & Boahen 2018



Bit-Serial Communication

- Pro: Arbitrarily large address-space
- no additional wires needed
 Pro: Accommodates data as well
- just append additional bits
- Con: Less throughput than bit-parallel
- Saving wiring cuts bandwidth





An had a da									
alahalalahalahi a	Velalalakakakakakakakekekekeke								
talatetalaialainia bi									
dahah dahaha kata dari dari dari dari dari dari dari dar									
dahala dahala daha da	a la la la la da da da la la da ka ka ka ka ka								
i date bi data data data data data data data dat	n seleketetetetetetetetetetetetetetetetetet								
Jahola Lahala Jata Jawa	an a fa fa fadada da ƙafa fa ƙaƙa ƙaƙa ƙaƙ								
tabahahahahahahahah	n <mark>e</mark> stelski kirketelski kirketelski k				i and a state of the				
dalada dalada lati ba ¹ iyi 1	n faladadada kala kala kala kala kala kala		_			D.		ļ	
teletetetetetetetetetetetetetetetetetet	Seteleleleleleleletetetetetetetetetetete	, , teti Š		Le clane de			and the second s		
dalada bahakakakaka kate	an a la l								
					TTT				
in and an a feature of the					ПП				
					TIT				T
					ΪĮΪ		ΠĮΠĮ		

28nm 1P8M FDSOI 4096 Spiking Somas 1024 Synaptic Filters 64kB Weight Memory 100kB Total Memory



Necker et al. 2019





Layout of H-Trees



4-ary Trees with 6 and 5 Levels



4-ary versus Binary Tree



4-ary Cuts Transistors 13% to 45%

	Trans	mitter	Receiver			
Degree	2-ary	4-ary	2-ary	4-ary		
Leaf Node	78	208	30	54		
Intermediate Node	91	255	64	148		
4-ary / 2-ary	3.0	367	0.550			

Four-Input Arbiter Cell



26

Delay-Insensitive Serial Protocol



27

Simulation of Transmitter Layout



1		E						13]						3											
	71								1	dial:											20				
i i i			= [ž,											
10																									
	E										Ē			đ	-			Ē	-						
						1				ΠE						Ē			1		Î.				
										i di			i.				n d	en		n d					
ti ti														Ξ						2/2					
					-1					ų di	.						1,1		52		البلي		1		
	5				2 2																				
F.	E										2		뵄		2				-1		-				
		Ē																							
			1 21	Ē		T													ΞŤ						
i.							i.								-11	÷	i i	e.ii			÷.				
		З												Ξ											
	4	د رو ا ا	-			<u>u</u> n				i di			9				Ň.	Lill			<u>i</u> lini				241
	E										Ē		븰			Ē									
		È						高					篇												
				Ē							Ē			Ξ		Ē			1		Î.				
į.				12	, i la									R.			1 5	<u>e</u> ni			-si		1,5	25115	
ti ti																									
													9	4		1									
						E																			
						E																4			
<u>ش</u> ال						اريني	11 - 12			ر الله الله ال		n III									ر بر بر <u>م</u>	- 10-	ي ارا ر	ارس میں سک	

Fok & Boahen 2018

Simulation versus Measurement



Simulation: 42.5 Meps Measurement: 18.1 Meps



Fok & Boahen 2018

Summary

Proved the concept

- races, matched delays, and wired-ors eliminated
- fully delay-insensitive asynchronous implementation
- $t_{\rm cyc} = 23.5$ ns supports 256×256array at 650 eps/pixel



Prospects

Bit-serial (L levels) $t_{\rm cvc} = t_0 + L(t_1 + (L-1)\Delta t/2)$ $t_0 = 6.7$ ns, $t_1 = 1.3$ ns, $\Delta t = 0.6$ ns <u>Pipeline</u>: $t_{cyc} = (L + 1)t_1 = 14.3$ ns <u>Bit-parallel</u>: $t_{cyc} = t_1 = 1.3$ ns supports 1,024×1,024-array at 730 eps/pixel



Thank you for your attention

Funding





Acknowledgement

Christoph Posch for video from Prophesee camera.

More info

S Fok and K Boahen, **A Serial H-Tree Router for Two-Dimensional Arrays**, 24th IEEE Symposium on Asynchronous Circuits and Systems, IEEE Press, 2018. www.github.com/samfok/AER_serial_tree_router

